Inicio > Resilient architecture and runtimes

Resilient architecture and runtimes

```
Found bit flip in fault tolerant data - ignoring

Found bit flip in fault tolerant data - ignoring

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,f7cabce,78adff31,0,175

Found bit flip in fault tolerant data - ignoring

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,b1cdcc36,a2c66986,0,175

Found bit flip in fault tolerant data - ignoring

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,fb00d9ba,abec86fa,0,175

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,f9f614a9,b78657c6,0,175

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,96acec81,96acec83,0,175

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x7fc01c0ea010,96acec81,96acec83,0,175

09/02/2016 - 14:24:29,1472822669,ERROR,node03,0x609420,6f0fe6f1,b24a20a2,0,1ba793426

Critical data corruption detected - requesting recovery.

Itr [3/5] lowest energy = -141.03
```

Reliability is becoming a first-class system design criteria in addition to performance and power. Hardware solutions by themselves will not be sufficient to mitigate the future error rates. The group investigates how to "marry" innovative hardware and software ideas for resilience.

Summary

Exascale supercomputer components are increasing in size and complexity, resulting in increased failures; while scalability at the end of Moore era faces decreasing transistor lifetimes and increased variability. Therefore, reliability is becoming a first-class system design criteria in addition to performance and power. Hardware solutions by themselves will not be sufficient to mitigate the future error rates. In this research line, the group will investigate how to "marry" innovative hardware and software ideas for resilience. Areas of activity include going below safe operating voltages to save energy, leveraging task-based and use of fault-prediction for proactive fault tolerance.

Objectives

- Order of magnitute improvement in total system reliability from supercomputers to waerables
- Resilient circuit/architecture design
- Silent Data Corruption mitigation, processor datapath resilience
- Leveraging OmpSs programming model for fault tolerance

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (**retrieved on** *16 Mar 2025 - 00:06*): <a href="https://www.bsc.es/es/research-development/research-areas/computer-architecture-and-codesign/resilient-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-and-architecture-archite