Bruce Jacob

University of Maryland

SLIDE I



Tomorrow's Memory Systems (2017 Edition) **Bruce** Jacob **Keystone Professor** University of Maryland



Bruce Jacob

University of Maryland

SLIDE 2


Talk Outline Capacity Low Power Nonvolatility



Bandwidth DRAM - HBM/HMC* Flash, 3DXP, RRAM, PCM, etc - NVMM*

* Things we did and/or are doing now (I'll cover in talk)





Bruce Jacob

University of Maryland


SLIDE 2

Bandwidth DRAM - HBM/HMC* Flash, 3DXP, RRAM, PCM, etc - NVMM*

HBNV*

Major implications for OS* & apps

* Things we did and/or are doing now (I'll cover in talk)



Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each MC

MC

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256 - 1024)




Bruce Jacob


Off-chip: high speed SerDes and generic protocol


4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256 - 1024)








Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256 - 1024)






Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256 - 1024)






Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is **160** GB/s per (640 total)

Total conc'y = 16 x 8 x 2..8 (256 - 1024)






Bruce Jacob


Off-chip: high speed SerDes and generic protocol


4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = $16 \times 8 \times 2..8$ (256–1024)







Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each


Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256–1024)

Hybrid Memory Cube



Logic Base (I/O & CTL)



Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)


Total conc'y = **16 x 8 x 2..8** (256–1024)

Hybrid Memory Cube



VAULT (channel)

Logic Base (I/O & CTL)



Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256–1024)


Hybrid Memory Cube




VAULT (channel)

Partitions (ranks)

Logic Base (I/O & CTL)



HMC Performance Execution can be several *times* faster than DDR3-1600




SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 5

Source: Rosenfeld Ph.D. Thesis, U. Maryland 2014



High Bandwidth Memory Uses a simple '2.5D' instead of full 3D stacking

TSV Stack Up to 4 or 8 DRAM dies


1024-bit 8-Channel Wide Interface


SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 6





Each Link is 128 Bits Wide: 1024 Total

SO WHAT'S NEXT? (ver. 2.0.17)


Bruce Jacob

University of Maryland

SLIDE 7

High Bandwidth Memory DRAM DRAM DRAM DRAM **CPU/ASIC** DRAM






Bruce Jacob

University of Maryland


SLIDE 8




Note: wear-out mitigated by using MANY de (thousands). A single device would wear out in unde days; therefore, 1000 devices should last for at least a Next, you can trade off longevity for access time and wea if the data need only last hours or minutes, wearout is rec

Non-Volatile Main Memory

Cost fo IO GB \$ 1,000 \$ 10 \$ 40 \$ 40	IOGB	Power for IOGB O.I-IW IW O O O O CPU DDRx SDRAM Last-Level Cace	Power B/s 0.1 W 0.1 W 0.1 W (?) 0.1 W (?) 0.1 W (?) 0.1 W (?)		
devices					
er two	NAR	NAND Flash Main Memory (or *any* source of cheap bits)			
a year.					
earout:					
educed.					



A Tale of 3 Memory Systems



I TB NAND Flash PCIe SSD (I/O)


SSD \$500 – 10W


SO WHAT'S NEXT? (ver. 2.0.17)


Bruce Jacob

University of Maryland

SLIDE 10








Bruce Jacob

University of Maryland


SLIDE II



Bruce Jacob

University of Maryland

SLIDE 12





High Bandwidth Non Volatiles The problem: You want ITB @ 320 GB/s

Pure DR/

- 64 HMC
 - ITB
- <u>20,000 GB/s</u>
- 100W static
- 128-byte gran

SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 13

AM	Pure NAND Flash	
S	400 ONFI-4 flash chips*	
	<u>300 TB</u> — :O	
— :O	320 GB/s*	
power	0W static power	
nularity	16,000-byte granularity	
	* on a 3200-pin parallel bus	



SO WHAT'S NEXT? (ver. 2.0.17) Bruce Jacob University of Maryland SLIDE 14 (Master &) Crossbar MC MC MC MC MC MC


High Bandwidth Non Volatiles A solution: Steal page from HMC playbook

_ _ _ _

NV RRAM: up to 1000ns expected*

*trade-offs?






High Bandwidth Non Volatiles

First-order concurrency requirements:

byte	es sec	ace	cess
Sec	c acce	ss by	yte
320 GE	B 1000 ns		- = IOK
sec	access	32 B	
320 GE	_ •		- = 125
sec	access	256 B	
160 GE		_	- = 625
sec	access	I 28 B	1



- IO-100 TB main memory for I-U server (really large data sets become realistic)
- Probably need <u>lots</u> of cores ... sharing?
- Nonvolatility opens up many questions:
- Redesign VM+FS subsystems
- Journaled main memory (e.g. thru flash)
- Persistent objects (Mneme, POMS, etc)

Bruce Jacob


University of Maryland


SLIDE 16

Implications for Software **Compared to DRAM: 5x performance hit** for a 100–1000x increase in capacity



Capacity Issues Sharing & Coherence






SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 17



àliasing


Large **capacity** implies manycore Multiple threads must map easily to different cores, regardless of hardware resources

Shared data resources **MAY** include pointers (as opposed to non-dynamic naming — easy) Note: **persistence** implies same

object name, not data location



Capacity Issues



Note: All support heterogeneous processes, shared memory, 0-based addressing, address-space protection, etc.

Benefits:


- Larger effective TLB size
- Better performance (??)

SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob


University of Maryland

SLIDE 18



Benefits:

- Simpler coherence (less/no shootdown)
- Lower power




Bruce Jacob

University of Maryland

Capacity Issues An argument for IBM 801-style segments

SLIDE 19

64-bit virtual address



Segment Offset

64/96/128-bit global virtual address

Back to the Goals:

- Supports simple mapping of threads/processes to cores
- ✓ Supports 0-based code & data
- Supports simple sharing at the segment level
- ✓ Allows different protections at segment level (A = WO, B = RO)

The Big Important Question (?): Can I have BOTH 0-based address spaces AND shared pointers?



Bruce Jacob

University of Maryland


SLIDE

Nonvolatility Issues **Unified VM+FS Subsystems** Motivating example: OSF/I Possible directions: Named regions

- Persistent objects (e.g. Mneme, POMS) [failed only due to reliance on disk]
- By default, data in process address space temporary, garbage-collected at exit(); permanentify function by passes this



Nonvolatility Issues Unified VM+FS Subsystems Persistent Objects (arguably more elegant)




SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland


SLIDE



Access via Object references



Nonvolatility Issues Unified VM+FS Subsystems Persistent Objects (arguably more elegant)




SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland


SLIDE



Access via Object references



Nonvolatility Issues Unified VM+FS Subsystems Named Regions (arguably far simpler)




SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland


SLIDE



Access via 0xABC/D or "stringname"



Nonvolatility Issues Unified VM+FS Subsystems Named Regions (arguably far simpler)





SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE






Access via 0xABC/D or "stringname"



Nonvolatility Issues Journaled Main Memory (built-in checkpoint) → Here's the way flash works:




SO WHAT'S NEXT? (ver. 2.0.17)


Bruce Jacob

University of Maryland


SLIDE



A: 0–2 B: 3–15,16–19 C: 20–26 D: 27–32,33–34



Nonvolatility Issues Journaled Main Memory (built-in checkpoint) → Here's the way flash works:




SO WHAT'S NEXT? (ver. 2.0.17)


Bruce Jacob

University of Maryland


SLIDE



A: 0–2 B: 3–15,16–19 C: 20–26 D: 27–32,33–34



Nonvolatility Issues Journaled Main Memory (built-in checkpoint) Here's the way flash works:





SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob


University of Maryland

SLIDE





Nonvolatility Issues Journaled Main Memory (built-in checkpoint) → Here's the way flash works:




SO WHAT'S NEXT? (ver. 2.0.17)


Bruce Jacob

University of Maryland


SLIDE



A: 0–2 B: 3–15,16–19 C: 35–37,23–26 D: 27–32,33–34 GC: 20–22 FTL







Bruce Jacob

University of Maryland

SLIDE 27

Recap

- Power ~ today, cost: bandwidth (right now, BW does not come free)
- Performance w/ flash is acceptable; far less engineering is required w/ 3DXP

SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 28

Next-gen hardware (memory): Main memory: I0–I00TB in I-U server => support for <u>really big</u> data sets => BUT need LOTS of cores to drive it



Recap

- Journaled main memory
- Persistent Object Store work from 80s
- No more "which is client" questions
- Simpler design, fewer potential bugs
- Built-in checkpoint/restart
- VM arguably a <u>way</u> better abstraction to distribute than the FS

SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 29

Next-gen software (OS): Combined VM+FS subsystems



Bruce Jacob

University of Maryland

SLIDE 30

Recap Bottom Line (impact on SW):

- Great time for graph algorithms, data mining, deep learning
 => even distributed implementations
- Great time for novel approaches to application development (e.g., use of NVRAM, novel programming models, distributed/parallel programming via shared memory, etc.)
- Great time for systems research



Shameless Plug



Washington DC October 2–5, 2017

SO WHAT'S NEXT? (ver. 2.0.17)

Bruce Jacob

University of Maryland

SLIDE 31

MEMSYS Europe

The International Symposium on Memory Systems 💠 21–23 June 2017, Frankfurt am Main

Important Dates

Submission: 10 March*, 2017 Notification: 14 April, 2017 Camera-Ready: 28 April, 2017

WWW.memsys.io

Bruce Jacob, U. Maryland Kathy Smiley, Memory Systems

Eduard Ayguade, BSC and UPC Luca Benini, U. Bologna/ETH Zürich Angelos Bilas, FORTH Damian Borth, DFKI Koen De Bosschere, Ghent U. Stephan Diestelhorst, ARM David Donofrio, Berkeley Lab Wendy Elsasser, ARM Phil Emma, IBM Paraskevas Evripidou, U. Cyprus Babak Falsafi, EPFL Paolo Faraboschi, Hewlett Packard Dietmar Fey, U. Erlangen Bastien Giraud, CEA Leti Said Hamdioui, TU Delft Ahmed Hemani, KTH Stockholm Thuc Hoang, NNSA Aamer Jaleel, NVIDIA Toni Juan, Metempsy Matthias Jung, U. Kaiserslautern Thomas Kuhn, Fraunhofer IESE Sally McKee, Chalmers Thomas Mikolajick, U. Tech. Dresden Onur Mutlu, ETH Zürich Petar Radojkovic, BSC Juri Schmidt, U. Heidelberg Christian Schulze, DFKI Georgios Sirakoulis, U. Thrace Per Stenström, Chalmers Ronald Tetzlaff, U. Tech. Dresden Pedro Trancoso, U. Cyprus Norbert Wehn, U. Kaiserslautern Christian Weis, U. Kaiserslautern Kenneth Wright, Rambus

Memory-device manufacturing, memory-architecture design, and the use of memory technologies by application software all profoundly impact today's and tomorrow's computing systems, in terms of their performance, function, reliability, predictability, power dissipation, and cost. Existing memory technologies are seen as limiting in terms of norver, capacity, and bandwidth. Emerging memory technologies he potential to overcome both technology and design related tions to answer the requirements of many different applications. oal is to bring together researchers, practitioners, and others sted in this exciting and rapidly evolving field, to update each on the latest state-of-the-art, exchange ideas, and discuss future

nges. Visit memsys.io for more information.

Ference Schedule and Venue

naugural event will be held at the Mövenpick Hotel, with an ng reception & poster session Wednesday evening, followed by Ill days of technical presentations on Thursday & Friday and an ls Banquet Thursday evening.

Tracks and Topics

Tracks on the following topics are being organized and will be presented over the 2-day conference:

- Memory-centric programming models, programming languages, and compiler optimization
- Difficulties integrating different memory types into the software stack
- Memristors, other nonvolatile memories, and compute-in-memory technologies
- Emerging memory technologies, their controllers, and novel uses
- Memory systems, IP, SoC, controllers in automotive applications
- Interference at the memory level across datacenter applications
- Issues in the design and operation of large-memory machines
- In-memory databases and NoSQL stores
- Memory limitations in AI/ML applications and architectures
- Post-CMOS scaling efforts and memory technologies to support them, including cryogenic, neural, and heterogeneous memories

This CFP seeks papers and talks on these and other related topics.

Submissions and Presentations

Our primary goal is to showcase interesting ideas that will spark conversation between disparate groups—to get applications people, operating systems people, system architecture people, interconnect people and circuits people to talk to each other. We accept extended abstracts, position papers, and/or full research papers, and acm each accepted submission is given a 20-minute presentation time slot. All accepted papers will be published in the ACM Digital Library.











Bruce Jacob

University of Maryland

SLIDE 32

Thank You! Bruce Jacob blj@umd.edu www.ece.umd.edu/~blj





Bruce Jacob

University of Maryland

SLIDE 33

Backup Slides





Bruce Jacob

Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)


Total conc'y = $16 \times 8 \times 2..8$ (256–1024)

Source: Micron

HMC Die

IGb

Partition, with internal banks





Bruce Jacob

Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = $16 \times 8 \times 2..8$ (256–1024)

Logic Die

	_				_					-		_		_	-	-																				
												Ш			u		u			U	Ш		Ш	U	Ш	U	IJ									
												ш		Ш		ш	ĽL.			11	ш	un	ш	п.	ш	п	11		2							
															m	ŤT.	m			m	m		m	m	m	77	77									
								1		N.	н		ы		Ы		Ы		4	ы		IM	H	м	н	М	ы									
									*******			Щ		-							-		ч		ш					hh						
									:						UI											U										
												Ш	1		1		r.	1			Ш	11	Ш	11	Ш	P1	11		1	11						
																	i.								ri i											
		8			18			2	100101000		ы	H	м		ы		Ы			ы	H	IN I		м	ы	ы	14			М						
												ш		ш	ш	ш	ш	4			ш		ш	ы	ш	ы	lui.									
									ineseses:			Ш								П			Ш	0						п						
							11	1		1	11	Ш	r.	1	<u>M</u> .	1	PL.	1		11	11	11		11	Ш	PI	11		1	M					11	
								-						-	1		÷.				n		m		n											
			N				ы				М	н	ы	H.	Ы		Ы			Ы	H	ы	н	Ы	н	Ы	N.			М		B.		611		
												ш									ш		щ		Щ	ш									44	
									:00:0:00:			Ш		Ц	Ш						Ш		Ш													
										1	Ľ1	Ш	n.		ĽЦ		ĽU	1		11	Ш	L M	Ш	r.			1		1	11		PL		PL	1	
													11				i.				m				n											
		1					M		100101000	N.	ы	н	м		Ы		Ы			ы	H	IN.	н	М		Ы	ы			М		M		Ы		61
											44	ш	444	ш	ш	66	ш	6		44	ы		ш	44	ы	44	i.			d.						
							1					Ш	0		01		[]]			n	Ш	n		П		П	11			П						1
			M		M		M			1	M.		PU.	11	ři.	11	۴IJ	1		Ľ1	U	L M		M		M	11		1	11		M		PL		21
															2		2				m					-										
							M	v	:::::::::::::::::::::::::::::::::::::::		N	ы	М	н	Ы		Ы			Ы	ы	IN.	н	М	н	Ы				Ы		Ы		Ы		Ы
																-						щ														
																										88										
					U		U		:00:0:00:		U	Ш	U		UI		U				Ш		Ш	U	н	U				H		U		UI		U
			11	Ш	11	Ш		1			n	ш		ш	пu	ш	ĽU			n	Ш	Ln.	Ш	1	Ш	11	11		1	1	Ш			CU	11	<u>r</u> L
														n.	m	-	m				m		m	m	m	11	1			77				m	Ť	
	н	-	M	1	M		M				Ν	61	M		Ы	1	Ы		H	ы	H	IN	н	м	H	М				м		М		Ы	11	ы
								i de la com		He I	de la	14	444	÷.		¢4		Q	6	44	ы	ын	ы	44	ы	44	i,	****		ι.	ide in the second se	de la com		k det	de la	L.
										10		Ш								D												U				
				ш	LIL.	Ш	11				11	ш		11	nu	ш	ĉЦ	1		11	Ш		Ш	п.	Ш		11		1	11	Ш	11	ш	<u>ru</u>	11	
												m		i.	m	i.	'n	i.			m				m	11	m			m	TT.	TT			TT	PT-
	×	1	м		M		М				N	I I	M		Ы		Ы			н	H	I M	н	м	H	м	H		5	М	11	M	11	Ы	11	Ы
															111								щ		щ		hit									
																																	•			
		12					4				U		U		U		U			U		L		U		U				U		U		U		4
							1				11		1	1	ri.		rL.			11		11	Ш	1		11	11		r	11	Ш	11		ГЦ	11	2
											T	111	i		TT	TT	in			TT		111		TT	m	77	T		TT	TT	TT	TT		m	TT	
		-		i.	M							1	M		M				1		1				i				h		F	M	1	N	i l	
													1.1		111		11							and the second		1	-	ALL INTERNET		diam'r					11	
	_								-				-				2			-					-			the state of the s								



Bruce Jacob


Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = $16 \times 8 \times 2..8$ (256–1024)

Logic Die





Bruce Jacob

Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256–1024) Logic Die

> Vault Controller Vault Controller

Vault Controller Vault Controller Vault Controller Vault Controller Vault Controller Vault Controller Vault Controller

Vault Controller



Bruce Jacob

Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256–1024) Logic Die

IO Port

IO Port

IO Port

IO Port

Vault Controller Vault Controller

Vault Controller

Vault Controller

Vault Controller

Vault Controller

Vault Controller

Vault Controller

Vault Controller



Bruce Jacob

Off-chip: high speed SerDes and generic protocol

4 I/O Ports, up to 80 GB/s each

Next gen is 160 GB/s per (640 total)

Total conc'y = **16 x 8 x 2..8** (256–1024) Logic Die

IO Port

IO Port

IO Port

IO Port

4x16 Crossbar Switch

Vault Controller

