

Preparing for Extreme Heterogeneity in High Performance Computing

Jeffrey S. Vetter

With many contributions from FTG Group and Colleagues

Barcelona Supercomputing Center Technical University of Catalonia (UPC) 8 May 2019








Highlights

- Recent trends in extreme-scale HPC paint an uncertain future
 - Contemporary systems provide evidence that power constraints are driving architectures to change rapidly
 - Multiple architectural dimensions are being (dramatically) redesigned: Processors, node design, memory systems, I/O
 - Complexity is our main challenge
- Applications and software systems are all reaching a state of crisis
 - Applications will not be functionally or performance portable across architectures
 - Programming and operating systems need major redesign to address these architectural changes
 - Procurements, acceptance testing, and operations of today's new platforms depend on performance prediction and benchmarking.
- We need portable programming models and performance prediction now more than ever!
- Programming systems must provide performance portability (beyond functional portability)!!
 - Heterogeneous processor
 - OpenACC->FGPAs
 - Clacc OpenACC support in LLVM (not covered today)
 - Emerging memory hierarchies (NVM)
 - DRAGON transparent NVM access from GPUs
 - NVL-C user management of nonvolatile memory in C
 - Papyrus parallel aggregate persistent storage (not covered today)
- Performance prediction is critical for design and optimization (not covered today)



Oak Ridge National Laboratory is the **DOE Office of Science's Largest Lab**



Today, ORNL is a leading science and energy laboratory



World's

most intense

class

research

reactor

2,270 journal articles published in CY17



258 invention disclosures in FY18





Nation's largest materials research portfolio

Nation's most diverse energy

portfolio

neutron Managing source World-

major DOE projects: US ITER, exascale computing

\$1.63B **FY18** expenditures employees

\$750M

modernization

investment

4,440

3,200 research guests annually

scientific computing facilities

Forefront









ORNL 75th Lab Day and Summit Unveiling – 8 June 2018

Application Performance	200 PF	OAK F	RIDGE Laboratory OAK RIDGE	National Nan	FIRST IN BUSINESS WORLDWIDE
Number of Nodes	4,608	PIDGE	¥ OAK Nation	AK RIDGE ional Laboratory	
Node performance	42 TF			Carlo Carlo	CNF
Memory per Node	512 GB DDR4 + 96 GB HBM2	OAK National	IDGE		• FIRST IN BUSI
NV memory per Node	1600 GB	DGE		A	
Total System Memory	>10 PB DDR4 + HBM2 + Non-volatile				CI
Processors	2 IBM POWER9™ 9,216 CPUs 6 NVIDIA Volta™ 27,648 GPUs	**			(ausi).
File System	250 PB, 2.5 TB/s, GPFS™				A CNE
Power Consumption	13 MW	IBM			
Interconnect	Mellanox EDR 100G InfiniBand	Ē			
Operating System	Red Hat Enterprise Linux (RHEL) version 7.4	Ē			
		L L L L L L L L L L L L L L L L L L L			


OAK RIDGE 75
National Laboratory

U.S. Department of Energy and Cray to Deliver Record-Setting Frontier Supercomputer at ORNL

Exascale system expected to be world's most powerful computer for science and innovation

Topic: Supercomputing

May 7, 2019



OAK RIDGE, Tenn., May 7, 2019—The U.S. Department of Energy today announced a contract with Cray Inc. to build the Frontier supercomputer at Oak Ridge National Laboratory, which is anticipated to debut in 2021 as the world's most powerful computer with a performance of greater than 1.5 exaflops.


Scheduled for delivery in 2021, Frontier will accelerate innovation in science and technology and maintain U.S. leadership in high-performance computing and artificial intelligence. The total contract award is valued at more than \$600 million for the system and technology development. The system will be based on Cray's new Shasta architecture and Slingshot interconnect and will feature high-performance AMD EPYC CPU and AMD Radeon Instinct GPU technology.

Peak Performance	>1.5 EF	
Footprint	> 100 cabinets	
Node	1 HPC and AI Optimized AMD EPYC CPU 4 Purpose Built AMD Radeon Instinct GPU	
CPU-GPU Interconnect	AMD Infinity Fabric Coherent memory across the node	
System Interconnect	Multiple Slingshot NICs providing 100 GB/s network bandwidth Slingshot dragonfly network which provides adaptive routing, congestion management and quality of service.	
Storage	2-4x performance and capacity of Summit's I/O subsystem. Frontier will have near node storage like Summit.	

US Exascale Computing Project



DOE Exascale Program: The Exascale Computing Initiative (ECI)



Three Major Components of the ECI



ECP by the Numbers

7 YEARS \$1.7B A seven-year, \$1.7 B R&D effort that launched in 2016

6 CORE DOE LABS Six core DOE National Laboratories: Argonne, Lawrence Berkeley, Lawrence Livermore, Los Alamos, Oak Ridge, Sandia

 Staff from most of the 17 DOE national laboratories take part in the project

3 TECHNICAL FOCUS AREAS Three technical focus areas (Application Development, Software Technology, Hardware and Integration) supported by project management expertise in the ECP Project Office

ECP Project Office

100 R&D TEAMS 1000 RESEARCHERS

More than 100 top-notch R&D teams

Hundreds of consequential milestones delivered on schedule and within budget since project inception



The three technical areas in ECP have the necessary components to meet national goals

Performant mission and science applications @ scale

Foster application development

Ease of use

Diverse architectures

HPC leadership

Application Development (AD)

Develop and enhance the predictive capability of applications critical to the DOE

Software Technology (ST)

Produce expanded and vertically integrated software stack to achieve full potential of exascale computing

Hardware and Integration (HI)

Integrated delivery of ECP products on targeted systems at leading DOE computing facilities

25 applications ranging from national security, to energy, earth systems, economic security, materials, and data

80+ unique software products spanning programming models and run times, math libraries, data and visualization

6 vendors supported by PathForward focused on memory, node, connectivity advancements; deployment to facilities





ECP applications target national problems in 6 strategic areas

National security

Stockpile stewardship

Next-generation
electromagnetics
simulation of hostile
environment and
virtual flight testing for
hypersonic re-entry
vehicles





Energy security

Turbine wind plant efficiency

High-efficiency, low-emission combustion engine and gas turbine design

Materials design for extreme environments of nuclear fission and fusion reactors

Design and commercialization of Small Modular Reactors

Subsurface use for carbon capture, petroleum extraction, waste disposal

Scale-up of clean fossil fuel combustion

Biofuel catalyst design


Economic security

Additive manufacturing of qualifiable metal parts

Reliable and efficient planning of the power grid

Seismic hazard risk assessment Urban planning





Scientific discovery

Find, predict, and control materials and properties


Cosmological probe of the standard model of particle physics

Validate fundamental laws of nature

Demystify origin of chemical elements

Light source-enabled analysis of protein and molecular structure and design

Whole-device model of magnetically confined fusion plasmas



Earth system

Accurate regional impact assessments in Earth system models

Stress-resistant crop analysis and catalytic conversion of biomass-derived alcohols


> Metagenomics for analysis of biogeochemical cycles, climate change, environmental remediation



Health care


Accelerate and translate cancer research







ECP SW Stack: Strategic Alignment & Synergies





Many ECP ST products are available (many github) Development Tools (19)

Programming Models and Runtimes Produc

Legion ROSE Kokkos DARMA Global Arrays RAJA CHAI Umpire MPICH PaRSEC Open MPI

LLVM OpenMP compiler

OpenMP V&V Suite

Intel GEOPM

BOLT

UPC++

GASNet-EX

Qthreads

https://github.com/rose-compiler https://github.com/kokkos https://github.com/darma-tasking http://hpc.pnl.gov/globalarrays/ https://github.com/LLNL/RAJA

https://github.com/LLNL/CHAI
https://github.com/LLNL/CHAI
Mathematical Libraries Products (16)

Exascale Code Geneneration Toolkit

SICM QUO Kitsune

mpiFileUtils

SCR Caliper

Gotcha

TriBITS

http://icl. hypre https://v FleCSI https:// MFEM Kokkoskernels https: Trilinos https: SUNDIALS https PETSc/TAO http libEnsemble httr STRUMPACK htt SuperLU ForTrilinos SLATE MAGMA-sparse DTK

Tasmanian

https://xsdk.info http://www.llnl.gov/casc/hypre http://www.flecsi.org http://mfem.org/ https://github.com/kokkos/kokkos-kernels/ https://github.com/trilinos/Trilinos https://computation.llnl.gov/projects/sundials http://www.mcs.anl.gov/petsc https://github.com/Libensemble/libensemble http://portal.nersc.gov/project/sparse/strumpack/ http://crd-legacy.lbl.gov/~xiaoye/SuperLU/ https://trilinos.github.io/ForTrilinos/ http://icl.utk.edu/slate/ https://bitbucket.org/icl/magma https://github.com/ORNL-CEES/DataTransferKit http://tasmanian.ornl.gov/

https://confluence.exascaleproject.org/display/STSS07 https://github.com/lanl/libquo https://github.com/lanl/kitsune https://github.com/llnl/scr https://qithub.com/llnl/caliper https://github.com/hpc/mpifileutils http://github.com/llnl/gotcha https://tribits.org

http://icl.utk.edu/exa-papi/

<u>Org</u> lyn.org regon.edu/research/tau <u>/research/papyrus</u> research/openarc

regon.edu/research/pdt/home.php









Software Development Kits (SDKs): A Key ST Design Feature

An important delivery vehicle for software products with a direct line of sight to ECP applications

ECP software projects


Each project to define (at least 2) release vectors

More projects

SDKs

Reusable software libraries embedded in applications; cohesive/interdependent libraries released as sets modeled on xSDK

- Regular coordinated releases
- Hierarchical collection built on Spack
- Products may belong to >1 SDK based on dependences
- Establish community policies for library development
- Apply Continuous Integration and other robust testing practices



OpenHPC Potential exit strategy for binary distributions

- Target similar software to existing OpenHPC stack
- Develop super-scalable release targeting higher end systems

Fewer projects

Direct2Facility
Platform-specific software
in support of a specified
2021–2023 exascale system

- Software exclusively supporting a specific platform
- System software, some tools and runtimes

Assume all releases are delivered as "build from source" via Spack – at least initially

Focus on ensuring that software compiles robustly on all platforms of interest to ECP (including testbeds)


http://e4s.io



Major Trends in Computing



Contemporary devices are approaching fundamental limits



Dennard scaling has already ended. Dennard observed that voltage and current should be proportional to the linear dimensions of a transistor: 2x transistor count implies 40% faster and 50% more efficient.

R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, and A.R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," *IEEE Journal of Solid-State Circuits*, 9(5):256-68, 1974,




Figure 1 | As a metal oxide-semiconductor field effect transistor (MOSFET) shrinks, the gate dielectric (yellow) thickness approaches several atoms (0.5 nm at the 22-nm technology node). Atomic spacing limits the






Figure 2 | As a MOSFET transistor shrinks, the shape of its electric field departs from basic rectilinear models, and the level curves become disconnected. Atomic-level manufacturing variations, especially for dopant



Business climate reflects this uncertainty, cost, complexity, consolidation



Sixth Wave of Computing





Predictions for Transition Period

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more efficiently for our workloads
- Integrate components to boost performance and eliminate inefficiencies

Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Transition Period Predictions

Optimize Software and Expose New Hierarchical Parallelism

- Redesign software to boost performance on upcoming architectures
- Exploit new levels of parallelism and efficient data movement

Architectural Specialization and Integration

- Use CMOS more efficiently for our workloads
- Integrate components to boost performance and eliminate inefficiencies


Emerging Technologies

- Investigate new computational paradigms
 - Quantum
 - Neuromorphic
 - Advanced Digital
 - Emerging Memory Devices



Pace of Architectural Specialization is Quickening


- Industry, lacking Moore's Law, will need to continue to differentiate products (to stay in business)
- Grant that advantage of better CMOS process stalls
- Use the same transistors differently to enhance performance
- Architectural design will become extremely important, critical
 - Dark Silicon
 - Address new parameters for benefits/curse of Moore's Law



HotChips 2018









Real Time Processors

Network-On-Chip

Report Sor Sorosa

Report S



http://www.wired.com/2016/05/google-tpu-custom-chips/

NEW AT AMAZON: ITS OWN CHIPS FOR CLOUD COMPUTING



Amazon Web Services CEO Andy Jassy speaks at an event in San Francisco in 201

BIG SOFTWARE COMPANIES don't just stick to software any more—they build computer chips. The latest proof comes from Amazon, which announced late Monday that its cloud computing division has created its own chips to power customers' websites and other services. The chips, dubbed Graviton, are built around the same technology that powers smartphones and tablets. That approach has been much discussed in the cloud industry but never





https://fossbytes.com/nvidia-volta-gddr6-2018/



HotChips 2018


Analysis of Apple A-* SoCs







Memory Hierarchy is Specializing, Expanding, and Diversifying





NVRAM Technology Continues to Improve – Driven by Broad Market Forces














Transition Period will be Disruptive

- New devices and architectures may not be hidden in traditional levels of abstraction
 - A new type of CNT transistor may be completely hidden from higher levels
 - A new paradigm like quantum may require new architectures, programming models, and algorithmic approaches

 Solutions need a co-design framework to evaluate and mature specific technologies


Layer	Switch, 3D	NVM	Approximate	Neuro	Quantum
Application	1	1	2	2	3
Algorithm	1	1	2	3	3
Language	1	2	2	3	3
API	1	2	2	3	3
Arch	1	2	2	3	3
ISA	1	2	2	3	3
Microarch	2	3	2	3	3
FU	2	3	2	3	3
Logic	3	3	2	3	3
Device	3	3	2	3	3

Adapted from IEEE Rebooting Computing Chart




Department of Energy (DOE) Roadmap to Exascale Systems

An impressive, productive lineup of accelerated node systems supporting DOE's mission



Final Report on Workshop on Extreme Heterogeneity

- 1. Maintaining and improving programmer productivity
 - Flexible, expressive, programming models and languages
 - Intelligent, domain-aware compilers and tools
 - Composition of disparate software components
- Managing resources intelligently
 - Automated methods using introspection and machine learning
 - Optimize for performance, energy efficiency, and availability
- Modeling & predicting performance
 - Evaluate impact of potential system designs and application mappings
 - Model-automated optimization of applications
- Enabling reproducible science despite non-determinism & asynchrony
 - Methods for validation on non-deterministic architectures
 - Detection and mitigation of pervasive faults and errors
- Facilitating Data Management, Analytics, and Workflows
 - Mapping of science workflows to heterogeneous hardware and software services
 - Adapting workflows and services to meet facility-level objectives through learning approaches































https://doi.org/10.2172/1473756


Programming Heterogeneous Systems



Complex Architectures Yields Complex Programming Models



- This approach is not scalable, affordable, robust, elegant, etc.
- Not performance portable across different architectures






Directive-based Solutions for FPGA Computing



FPGAs | Approach

- Design and implement an OpenACC-to-FPGA translation framework, which is the first work to use a standard and portable directive-based, high-level programming system for FPGAs.
- Propose FPGA-specific optimizations and novel pragma extensions to improve performance.
- Evaluate the functional and performance portability of the framework across diverse architectures (Altera FPGA, NVIDIA GPU, AMD GPU, and Intel Xeon Phi).






Baseline Translation of OpenACC-to-FPGA

- Use OpenCL as the output model and the Altera Offline Compiler (AOC) as its backend compiler.
- Translates the input OpenACC program into a host code containing HeteroIR constructs and device-specific kernel codes.
 - Use the same HeteroIR runtime system of the existing OpenCL backends, except for the device initialization.
 - Reuse most of compiler passes for kernel generation.




FPGA OpenCL Architecture






Kernel-Pipelining Transformation Optimization

- Kernel execution model in OpenACC
 - Device kernels can communicate with each other only through the device global memory.
 - Synchronizations between kernels are at the granularity of a kernel execution.
- Altera OpenCL channels
 - Allows passing data between kernels and synchronizing kernels with high efficiency and low latency



Kernel communications through global memory in OpenACC




Kernel communications with Altera channels



Kernel-Pipelining Transformation Optimization (2)


(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
    #pragma acc kernels loop gang worker present (a, b)
    for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
    #pragma acc kernels loop gang worker present (b, c)
    for(i=0; i<N; i++) {c[i] = b[i]; }
}</pre>
```



(b) Altera OpenCL code with channels

```
channel float pipe_b;
__kernel void kernel1(__global float* a) {
   int i = get_global_id(0);
   write_channel_altera(pipe_b, a[i]*a[i]);
}
__kernel void kernel2(__global float* c) {
   int i = get_global_id(0);
   c[i] = read_channel_altera(pipe_b);
}
```






Kernel-Pipelining Transformation Optimization (3)


(a) Input OpenACC code

```
#pragma acc data copyin (a) create (b) copyout (c)
{
    #pragma acc kernels loop gang worker present (a, b)
    for(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
    #pragma acc kernels loop gang worker present (b, c)
    for(i=0; i<N; i++) {c[i] = b[i]; }
}</pre>
```






Kernel-pipelining transformation






(c) Modified OpenACC code for kernel-pipelining

```
#pragma acc data copyin (a) pipe (b) copyout (c)
{
    #pragma acc kernels loop gang worker pipeout (b) present (a)
    For(i=0; i<N; i++) { b[i] = a[i]*a[i]; }
    #pragma acc kernels loop gang worker pipein (b) present (c)
    For(i=0; i<N; i++) {c[i] = b[i];}
}</pre>
```






Speedup over CU, SIMD (1,1)





Overall Performance



FPGAs prefer applications with deep execution pipelines (e.g., FFT-1D and FFT-2D), performing much higher than other accelerators.

For traditional HPC applications with abundant parallel floating-point operations, it seems to be difficult for FPGAs to beat the performance of other accelerators, even though FPGAs can be much more power-efficient.

 Tested FPGA does not contain dedicated, embedded floating-point cores, while others have fully-optimized floating-point computation units.

Current and upcoming high-end FPGAs are equipped with hardened floatingpoint operators, whose performance will be comparable to other accelerators, while remaining power-efficient.





Emerging Memory Systems



Memory Systems Started Diversifying Several Years Ago

Architectures


- HMC, HBM/2/3, LPDDR4, GDDR5X, WIDEIO2 etc
- 2.5D, 3D Stacking


Configurations


- Unified memory
- Scratchpads
- Write through, write back, etc
- Consistency and coherence protocols
- Virtual v. Physical, paging strategies

New devices

ReRAM, PCRAM, STT-MRAM, 3D-Xpoint







Copyright (c) 2014 Hiroshige Goto All rights reserved.

DRAM Transition

	SRAM	DRAM	eDRAM	2D NAND Flash	3D NAND Flash	PCRAM	STTRAM	2D ReRAM	3D ReRAM
Data Retention	N	N	N	Y	Y	Y	Y	Y	Y
Cell Size (F2)	50-200	4-6	19-26	2-5	<1	4-10	8-40	4	<1
Minimum F demonstrated (nm)	14	25	22	16	64	20	28	27	24
Read Time (ns)	< 1	30	5	104	104	10-50	3-10	10-50	10-50
Write Time (ns)	<1	50	5	105	105	100-300	3-10	10-50	10-50
Number of Rewrites	1016	1016	1016			10 ⁸ -10 ¹⁰	1015	108-1012	108-1012
Read Power	Low	Low	Low	High	High	Low	Medium	Medium	Medium
Write Power	Low	Low	Low	High	High	High	Medium	Medium	Medium
Power (other than R/W)	Leakage	Refresh	Refresh	None	None	None	None	Sneak	Sneak
Maturity									

J.S. Vetter and S. Mittal, "Opportunities for Nonvolatile Memory Systems in Extreme-Scale High Performance Computing," CiSE, 17(2):73-82, 2015.






Fig. 4. (a) A typical 1T1R structure of RRAM with HfOx; (b) HR-TEM image of the TiN/Ti/HfOx/TiN stacked layer; the thickness of the HfO is 20 nm.

Complexity in the Expanding and Diversifying Memory Hierarchy





NVRAM Technology Continues to Improve – Driven by Broad Market Forces



Many Memory Architecture Options under Consideration...




TABLE I: Comparison of four tiers of recent memory technologies [9], [11], [17], [18], [22]–[25], [28], [30], [35], [39], [40], [47]–[49].

	Volatile	Density (GB)	BW (GB/s)	Est. Cost	Speed	Latency
HMC2.0	✓	4-8	320	3x	30 Gbps	~100s ns
HBM2	✓	2-8	256	2x	2 Gbps	$\sim 100 \text{s ns}$
GDDR6	✓	8-16	72	2x	18 Gbps	\sim 100s ns
WIO2	✓	8-32	68	2x	1,066 MT/s	\sim 100s ns
DDR4	✓	2-16	25.6	1x	3,200 MT/s	20-50 ns
STT-MRAM	X	0.5	-	1x	1,600 MT/s	10-50 ns
PCM	X	1	3.5	1x	3M IOPS	50-100 ns
3D-Xpoint	X	750	2.4	0.5x	550K IOPS	$10~\mu s$
Z-NAND	X	800	3.2	0.5x	750K IOPS	12-20 μ s
NAND Flash	X	>1,000	<3	0.1x	50K IOPS	25-125 μ s




Fig. 1: Possible configurations of a memory system using DDR3 and HPM of different costs under a fixed budget.




Programming NVM Systems Portably



NVM Opportunities in Applications

Burst Buffers, C/R [Liu, et al., MSST 2012]



In situ visualization and analytics



http://ft.ornl.gov/eavl

Persistent data structures like materials tables




Figure 3: Read/write ratios, memory reference rates and memory object sizes for memory objects in Nek5000

Empirical results show many reasons...

- Lookup, index, and permutation tables
- •Inverted and 'element-lagged' mass matrices
- Geometry arrays for grids
- Thermal conductivity for soils
- Strain and conductivity rates
- Boundary condition data
- Constants for transforms, interpolation
- •MC Tally tables, cross-section materials tables...




NVM Design Choices

Dimensions


- Integration point
- Exploit persistence
 - ACID?
- Scalability
- Programming model

Our Approaches

- Transparent access to NVM from GPU
- NVL-C: expose NVM to user/applications
- Papyrus: parallel aggregate persistent memory
- Many others (See S. Mittal and J. S. Vetter, "A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems," in IEEE TPDS 27:5, pp. 1537-1550, 2016)



http://j.mp/nvm-sw-survey






Transparent Runtime Support for NVM from GPUs



DRAGON: API and Integration

```
// Allocate host & device memory
h_buf = malloc(size);
cudaMalloc(&g_buf, size);
while() { // go over all chunks
   // Read-in data
   f = fopen(filepath, "r");
   fread(h_buf, size, 1, f);
   // H2D Transfer
   cudaMemcpy(g buf, h buf, H2D);
   // GPU compute
   compute_on_gpu(g_buf);
   // Transfer back to host
   cudaMemcpy(h_buf, g_buf, D2H);
   compute_on_host(h_buf);
   // Write out result
   fwrite(h_buf, size, 1, f);
```

DRAGON



```
// mmap data to host and GPU
dragon_map(filepath, size,
    D_READ | D_WRITE, &g_buf);


// Accessible on both host and GPU
compute_on_gpu(g_buf);
compute_on_host(g_buf);

// Implicitly called when program
exits
dragon_sync(g_buf);
dragon_unmap(g_buf);
```

Notes

- Similar to NVIDIA's Unified Memory (UM)
- Enable access to large memory on NVM
 - UM is limited by host memorytional Laboratory

DRAGON Operations: Key Components



Results with Caffe




Figure 6: Comparison of ResNet execution times on Caffe.




Figure 7: Comparison of C3D the execution times on Caffe.

- Improves capability and productivity
 - Larger problem sizes transparently
 - Handles irregularity easily
 - Surprising performance on applications



Language support for NVM: NVL-C - extending C to support NVM




NVL-C: Portable Programming for NVMM

- Minimal, familiar, programming interface:
 - Minimal C language extensions.
 - App can still use DRAM.
- Pointer safety: __
 - Persistence creates new categories of pointer bugs.
 - Best to enforce pointer safety constraints at compile time rather than run time.
- Transactions:
 - Prevent corruption of persistent memory in case of application or system failure.
- Language extensions enable:
 - Compile-time safety constraints.
 - NVM-related compiler analyses and optimizations.
- LLVM-based:
 - Core of compiler can be reused for other front ends and languages.
 - Can take advantage of LLVM ecosystem.

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
void remove(int k) {
  nvl heap t *heap
    = nvl open("foo.nvl");
  nvl struct list *a
    = nvl get root(heap, struct list);
→ #pragma nvl atomic
  while (a->next != NULL) {
    if (a->next->value == k)
      a \rightarrow next = a \rightarrow next \rightarrow next;
    else
       a = a - next;
  nvl close(heap);
```

Pointer Class	Permitted
NV-to-V	no
V-to-NV	yes
intra-heap NV-to-NV	yes
inter-heap NV-to-NV	no

Table 1: Pointer Classes





Design Goals: Familiar programming interface

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
};
void add(int k, nvl struct list *after) {
  nvl struct list *node
    = nvl alloc nv(heap, 1, struct list);
  node -> value = k;
  node->next = after->next;
  after->next = node;
```

- Small set of C language extensions:
 - Header file
 - Type qualifiers
 - Library API
 - Pragmas
- Existing memory interfaces remain:
 - NVL-C is a superset of C
 - Unqualified types as specified by C
 - Local/global variables stored in volatile memory (DRAM or registers)
 - Use existing C standard libraries for HDD




Design Goals: Avoiding persistent data corruption

- New categories of pointer bugs:
 - Caused by multiple memory types:
 - E.g., pointer from NVM to volatile memory will become dangling pointer
 - Prevented at compile time or run time
- Automatic reference counting:
 - No need to manually free
 - Avoids leaks and dangling pointers
- Transactions:
 - Avoids persistent data corruption across software and hardware failures

- High performance:
 - Performance penalty from memory management, pointer safety, and transactions
 - Compiler-based optimizations
 - Programmer-specified hints





Programming Model: NVM Pointers

```
#include <nvl.h>
struct list {
  int value;
  nvl struct list *next;
};
void add(int k, nvl struct list *after) {
  struct list *node
    = malloc(sizeof(struct list));
  node -> value = k;
  node->next = after->next;
  after->next = node;
                            compile-time error
                          explicit cast won't help
```

- nvl type qualifier:
 - Indicates NVM storage
 - On target type, declares NVM pointer
 - No NVM-stored local or global variable
- Stricter type safety for NVM pointers:
 - Does not affect other C types
 - Avoids persistent data corruption
 - Facilitates compiler analysis
 - Needed for automatic reference counting
 - E.g., pointer conversions involving NVM pointers are strictly prohibited



Programming Model: NVM memory management


- Hybrid of traditional HDD and DRAM programming interfaces
- NVM storage organized into NVM heaps identified by file names
- NVM heaps can be managed using normal file system commands
- Within an NVM heap, memory always allocated dynamically

NVM	HDD analogue
nvl_heap_t	FILE
nvl_open	fopen
nvl_close	fclose
mv, rm, ls, etc.	mv, rm, ls, etc.

NVM	DRAM analogue
nvl T*	Т*
nvl_alloc_nv	malloc
automatic	free



Programming Model: Accessing NVM




nvl_heap_t *heap =
 nvl_open("A.nvl");

How do we access allocations within an NVM heap?

Checksum error if T is incorrect type.


Set root with nvl_set_root.

Before first nvl_set_root, nvl_get_root returns null.





Programming Model: Pointer types (like Coburn et al.)



avoids dangling pointers when memory segments close



Programming Model: Transactions: Purpose

- Ensures data consistency
- Handles unexpected application termination:
 - Hardware failure (e.g., power loss)
 - Application or OS failure (e.g., segmentation fault)
 - NVL-C safety constraint violation (e.g., inter-heap NV-to-NV pointer)
- Does not handle concurrent access to NVM:
 - Future work
 - Concurrency is still possible
 - Programmer must safeguard NVM data from concurrent access



Programming Model: Transactions: MATMUL Example

```
#include <nvl.h>
void matmul(nvl float a[I][J],
            nvl float b[I][K],
            nvl float c[K][J],
            nvl int *i)
  for (; *i<I; ++*i) {
    for (int j=0; j< J; ++j) {
      float sum = 0.0;
      for (int k=0; k < K; ++k)
        sum += b[*i][k] * c[k][j];
      a[*i][j] = sum;
```

- Store i in NVM
- Caller initializes *i to 0 when allocated
- To recover after failure, matmul resumes at old *i
- Problem: failure might have occurred before all of a [*i-1] became durable in NVM due to buffering and caching



Programming Model: Transactions: MATMUL Example

```
#include <nvl.h>
void matmul(nvl float a[I][J],
            nvl float b[I][K],
            nvl float c[K][J],
            nvl int *i)
  while (*i<I) {</pre>
    #pragma nvl atomic heap(heap)
      for (int j=0; j< J; ++j) {
        float sum = 0.0;
        for (int k=0; k < K; ++k)
         sum += b[*i][k] * c[k][j];
        a[*i][j] = sum;
      ++*i;
```

- nvl atomic pragma specifies explicit transaction that computes one row of a
- Transaction guarantees atomicity: both
 *i is incremented and one row of a is
 written durably, or neither
- Incomplete transaction rolled back after failure




Programming Model: Transactions: ACID

- Atomicity:
 - Incomplete transaction rolled back next time NVM heap is accessed
- Consistency:
 - Transactions begin and end with NVM data is in a consistent state
 - Implicit transactions: specify NVL-C internal data consistency
 - Explicit transactions: specify application data consistency
- Isolation (handles concurrent access):
 - Not guaranteed yet
- Durability:
 - All NVM writes are durable when transaction commits



Evaluation: MATMUL



- ExM = use SSD as extended DRAM
- T1 = BSR + transactions
- T2 = T1 + backup clauses
- T3 = T1 + clobber clauses
- BlockNVM = msync included
- ByteNVM = msync suppressed

- Log aggregation (backup) is important for performance
- msync is the culprit
- Skipping undo logs (clobber) has little to improve upon
- NVL-C has minimal overhead



NVM Implications



Implications

- 1. Device and architecture trends will have major impacts on HPC in coming decade
 - 1. NVM in HPC systems is real!
 - 2. Entirely possible to have an Exabyte of NVM in upcoming systems!
- 2. Performance trends of system components will create new opportunities and challenges
 - 1. Winners and losers
- 3. Sea of NVM allows/requires applications to operate differently
 - 1. Sea of NVM will permit applications to run for weeks without doing I/O to external storage system
 - 2. Applications will simply access local/remote NVM
 - 3. Longer term productive I/O will be 'occasionally' written to Lustre, GPFS
 - 4. Checkpointing (as we know it) will disappear
- 4. Requirements for system design will change
 - 1. Increase in byte-addressable memory-like message sizes and frequencies
 - 2. Reduced traditional IO demands
 - 3. KV traffic could have considerable impact need more applications evidence
 - 4. Need changes to the operational mode of the system



Recap

- Recent trends in extreme-scale HPC paint an ambiguous future
- Complexity is the next major hurdle
 - Heterogeneous compute
 - Deep memory with NVM
- New software solutions
 - Programming
 - Memory
 - DRAGON
 - NVL-C
 - Papyrus
 - Heterogeneity
 - OpenACC->FPGAs
 - Clacc for LLVM
- These changes will have a substantial impact on both software and application design

- Visit us
 - We host interns and other visitors year round
- Jobs in FTG
 - Postdoctoral Research Associate in Computer Science
 - Software Engineer
 - Computer Scientist
 - Visit http://jobs.ornl.gov
- Contact me <u>vetter@ornl.gov</u>



Acknowledgements



- Contributors and Sponsors
 - Future Technologies Group: http://ft.ornl.gov
 - US Department of Energy Office of Science
 - Exascale Computing Project
 - DOE Vancouver Project: https://ft.ornl.gov/trac/vancouver
 - DOE Blackcomb Project: <u>https://ft.ornl.gov/trac/blackcomb</u>
 - SciDAC RAPIDS Project
 - US DARPA



Bonus Material

