

Affordable Analytics Using Hardware Accelerated Flash Storage



Sang-Woo Jun

Assistant Professor

Department of Computer Science

University of California, Irvine

2019-10-15



Presentation Overview

Cost/Power-Efficient Analytics



FPGA-Based Hardware Acceleration



Processing In Flash Storage



Magic Sauce

What is interesting!

Stating The Obvious


“We need to build efficient systems”

- Captain Obvious




Where Does The Cost Come From?

(TCO of a realistic, partially filled data center)




Basic Server Cost Breakdown



Source: ARK Investment Management LLC | ark-invest.com

The Scale of Power Consumption

Department of Energy requests an exaflop machine by 2020



1,000,000,000,000,000,000 floating point operations per second

Using 2016 technology, ~~800 MW~~

Palo Verde Nuclear Generating Station




~~3,537 MW~~

Total residential power consumption of San Francisco: 168 MW

(Source: California Energy Commission 2018)

Warehouse-Scale Computer Power Consumption Profile




FPGA-Based Reconfigurable Hardware Acceleration


- ❑ *Field-Programmable* Gate Array
- ❑ Can be configured to act like any circuit – Optimized for the application
- ❑ High performance, Low power



An Application Anecdote: Bitcoin Mining!



• ASIC • FPGA ■ GPU ▲ CPU





Baidu Cloud

International Energy Agency, "Commentary: Bitcoin energy use - mined the gap", 2019

Bracco Filippo, "Rationale behind FPGA", 2017

Flash Storage for Analytics

Fine-grained,
Irregular access
Terabytes in size



TB of DRAM

\$\$\$ \$5,000/TB, >200W

Our goal:





\$ \$300/TB, <10W



\$100/TB, <5W

Drop-in replacement causes sharp performance decline


Challenge 1: Random Access Performance

	Flash	DRAM
Bandwidth:	~10 GB/s	~100 GB/s
Latency:	~10 us	~100 ns
Access Granularity:	 8192 Bytes	 128 Bytes

Wastes performance by not using most of fetched page

Using 8 bytes in a 8192 Byte page uses 1/1024 of bandwidth!

Challenge 2: Data Movement



16 lanes PCIe Gen 3
= ~16 GB/s


8x Bandwidth Gap!

64 SSDs x ~2 GB/s
= ~128 GB/s

Internal bandwidth
faster than its PCIe


2.5x Internal read BW
(Source: Samsung)

Solution Part 1/2: Handling Data Movement With Near-Storage Computation




BlueDBM: Custom Flash Card for Distributed Accelerated Flash Architectures (2015)

- ❑ Requirement 1: Modify flash management
- ❑ Requirement 2: Dedicated storage-area network
- ❑ Requirement 3: In-storage hardware accelerator



The BlueDBM Cluster

BlueDBM Storage Device



Research Enabled by BlueDBM


1. “Scalable Multi-Access Flash Store for Big Data Analytics,” FPGA 2012
2. “BlueDBM: An Appliance for Big Data Analytics,” ISCA 2015
3. “A Transport-Layer Network for Distributed FPGA Platforms,” FPL 2015
4. “Large-scale high-dimensional nearest neighbor search using Flash memory with in-store processing,” ReConFig 2015
5. “minFlash: A Minimalistic Clustered Flash Array,” DATE 2016
6. “Application-managed flash,” FAST 2016
7. “In-Storage Embedded Accelerator for Sparse Pattern Processing,” HPEC 2016
8. “Terabyte Sort on FPGA-Accelerated Flash Storage,” FCCM 2017
9. “BlueCache: A Scalable Distributed Flash-based Key-value Store,” VLDB 2017
10. “GraFBoost: Using accelerated flash storage for external graph analytics,” ISCA 2018
11. “LightStore: Software-defined Network-attached Key-value Drives,” ASPLOS 2019

More to come!


Solution Part 2/2: Handling Access Granularity

- ❑ The **Magic Sauce** ...is nothing special
- ❑ “Use algorithms optimized for system characteristics”
 - e.g., Flash storage, Near-storage FPGA acceleration

- ❑ Applications
 - Database joins
 - Genomic mutation detection
 - Key-value cache




A Detailed Example: Graph Analytics




Human neural network

TB to 100s of TB in size



Structure of the internet




Social networks

Notoriously sparse/irregular

A Short Background on Graph Analytics

- ❑ Graph data consists of
 - Graph structure (edges)
 - Algorithmic state (vertex)
- ❑ Graphs are often sparse
 - Edge data is much larger than vertex
- ❑ Vertex data access is irregular
 - Edge data access is irregular to a lesser degree




Access granularity mismatch kills storage performance

Can we still do graph analytics in storage?


General Problem of Irregular Array Updates

For each $\langle \text{idx}, \text{arg} \rangle$ *in* xs :
Updating an array x
with a stream of updates xs
and update function f



Solution Part One - Sort

Sort **xs** according to index



Much better than naïve random updates


Terabyte graphs can generate terabyte logs

Significant sorting overhead


Solution Part Two - Reduce

Associative update function f can be interleaved with sort

e.g., $(A + B) + C = A + (B + C)$




Big Benefits from Interleaving Reduction




*Sneak peek into database join acceleration

Accelerated Graph Analytics Architecture

In-storage accelerator reduces data movement and cost



Evaluated Graph Analytic Systems



"Distributed GraphLab: a framework for machine learning and data mining in the cloud," VLDB 2012

"FlashGraph: Processing billion-node graphs on an array of commodity SSDs," FAST 2015

"X-Stream: edge-centric graph processing using streaming partitions," SOSP 2013

"GraphChi: Large-scale graph computation on just a PC," USENIX 2012

Evaluation Environment




4-core i5
4 GB DRAM
\$500

+

Virtex 7 FPGA
1 GB on-board DRAM
1 TB on-board flash
\$1,500

BlueDBM Card




The Graphs

	Capacity	Vertices	Edges
Web Data Commons Web Crawl	2 TB	3 Billion	128 Billion
Graph 500 Synthetic Kronecker	0.5 TB	4 Billion	32 Billion

Evaluation Result

Breadth-First-Search on WDC Web Crawl



This was a bit unfair...

Evaluation Environment



4-core i5
4 GB DRAM
1 TB PCIe Flash
Virtex 7 FPGA

\$2,000

GraFBoost



16-core (32T) Xeon
128 GB DRAM
5x 0.5TB PCIe Flash

\$9,000

**GraFSoft, GraphChi
FlashGraph, X-Stream**



5 Node Cluster
60-core (120T) Xeon
240 GB DRAM

\$10,000

GraphLab


Results with a Large Graph: Synthetic Scale 32 Kronecker Graph

0.5 TB in text, 4 Billion vertices

GraphLab (*IN*) out of memory

FlashGraph (*SE1*) out of memory

GraphChi (*EX*) did not finish



Results with a Large Graph: Web Data Commons Web Crawl

2 TB in text, 3 Billion vertices


GraphLab (*IN*) out of memory

GraphChi (*EX*) did not finish




Results with a Medium Graph: Against an In-Memory Cluster


Synthesized Kronecker Scale 28
0.09 TB in text, 0.3 Billion vertices




GraFBoost Reduces Resource Requirements



External analytics



Hardware Acceleration



External Analytics
+
Hardware Acceleration

Future Directions – Short Term

❑ Next Generation Platform

- BlueDBM was a custom design – difficult to disseminate results
- Original prototype flash chips are aging
- Newer SSD/FPGAs are much faster


❑ More Applications

- Bioinformatics – Personalized cancer genomics
- Scientific Computing – Stencil codes for physics simulations
- Machine Learning – Low-power inference at the edge
- More graph analytics – Exploring applications in security
- And More!

Future Directions – Mid Term

- Programming models for accelerated computational storage
 - The right abstraction and interface for efficient implementations
 - In graph analytics, the associativity restriction made sort-reduce possible
 - Exploring applications to build experience/data/intuition

Process of Model Discovery



The Long Term Goal



Thank you!