# Using Cellphone Technology to Build Al Servers

Peter Hsu, PhD pete2222@mac.com

Presented at Barcelona Supercomputer Center, Spain 25 June 2018

Copyright ©2018 Peter Hsu, All Rights Reserved

# Energy is Real Limit of A

### LIFE WITH AL

8 ways artificial intelligence is going to change the way you live, work and play in 2018

Catherine Clifford | TLS3 AM ET Fri, 5 Jan 2019













## The World's 1st Mobile AI Processor - Kirin 970 Ung Battery Life Kiria 970





### Accelerated Computing 5x Higher Energy Efficiency



## 15.1 GFLOPS / Watt (64-bit Float)

IBM's Power9-Based AC922 System Designed for AI Workloads



machine to take title of world's most powerful



Plans to Retake TOP500 Crown

Michael Feldman | January 29, 2018 16:00 CET



MAY 8, 2018 @ 12:09 PM 3,047 @

## IBM Power Systems For AI and Big Data: Aimed at the Enterprise

**Tirias Research** 



### ANNOUNCING TESLA V100 GIANT LEAP FOR AI & HPC VOLTA WITH NEW TENSOR CORE

218 zlors | TSNC 12nm FEN | 815mm<sup>2</sup> 5,720 CUDA cores 7.5 FP64 TELOPS | 15 FP32 TELOPS 20MB SN RF | 16MB Cache | 16GB44B W C B/s 300 GB/s NVLink

## **POWERING THE AI REVOLUTION**

JENSEN HUANG, FOUNDER & CEO | GTC 2017



### C2P3 @ BSC

2 Free Issues of Forbes

# $\mathsf{IBM} \mathsf{AC922}$

Ad closed by Google



You Can Also Buy A Smaller Version Of Oak Ridge National Labs Most Powerful AI Supercomputer





### US to Build Two Flagship Supercomputers







150-300 PFLOPS Feak Performance IBM POWER9 CPU + NVIDIA Volta GPU NVLink High Speed Interconnect 40 TFLOPS per Node, >3,400 Nodes 2017

Major Step Forward on the Path to Exascale





MAY 8, 2018 @ 12:09 PM 3,047 @

## IBM Power Systems For AI and Big Data: Aimed at the Enterprise

### **Tirias Research**



## **\*** Where does the energy go? **\* How efficient is it really? \*** Can we do better?

### C2P3 @ BSC

2 Free Issues of Forbes

# $\mathsf{BNAC922}$

Ad closed by Google



Copyright ©2018 Peter Hsu, All Rights Reserved





# Summary

- $2 \times$  near-data processing
- 1.6× SoC/DRAM 3D layout/package co-design
- 1.6× vector accumulator
- $1.4 \times$  best consumer electronics process
- $1.4 \times 10nm \rightarrow 7nm$

**10x** more energy efficient i.e. 150 GFLOPS/W 64-bit Float 600 GFLOPS/W 16-bit Float

<sub>280 mm</sub> = 11 inche	es
280 mm 111000   0 0 0 0 0   0 0 0 0 0 0   0 0 0 0 0 0 0   0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0   0 0 0 0 0 0 0 0 0 0	
Airflow	
	DRAN +CPL
	VRM
	FLASH SSD





C2P3 @ BSC

Cell Array Wires & Buffers

HE PEOPL	E
	_

# $|\mathsf{B}\mathsf{N}| \land \mathsf{S}\mathsf{22}|$

GPU Subsystem and Full Server			En	ergy (pJ	Power (W)				
Comp	onent	Operation	per Op	per N	IADD	per Op	Chip	Syst	
HBM2 DRAM	read	row activation (per bit)	0.54	1.0		3.9	35		
	0.025	data transfer within a chip	1.48	2.7	8.9	10.6		20	
	dword /	data transfer within a stack	2.3	4.2		16.6			
	MADD	data transfer across interposer	0.5	1.0		3.9			
	cache	global wire (35mm x 1 bit)	2.7	5.0	51	19.6	215		
	miss	write L2 cache (72-bit SRAM)	2.7	0.1	0.1	0.3			
		read L2 cache (72-bit SRAM)	2.7	2.7		10.6		1,2	
d NVIDIA <sub>M</sub> V100	dload / MADD	local wire (2.5mm x 1 bits)	0.2	12.5	17.6	49.0			
		write vector register file (64-bit)	2.4	2.4		9.4			
GPU	MADD	read 3 vector operands (SRAM)	7.2	7.2	18.3	28.2			
		floating-point MADD (64-bit FP)	8.7	8.7		34.1			
		write 1 vector result (SRAM)	2.4	2.4		9.4			
	other	memory interface, control, etc.	14.0	14.0	14.0	55			
		VRM conversion efficiency	85%	9.6	9.6	38		22	
PCIe 2		fan (12V, 0.5A) or water pump	6	3.1	3.1	12		7	
	6	GPU Card Subtotal	300	76.6	76.6	300		1,8	
DDR4	16	row activation (per bit)	0.54 2.5		10	0.7	2.0	Л	
DRAM <sup>10</sup>	10	data transfer within chip, I/O	1.71	7.9	IU	2.3	3.0	40	
IBM Power 2 9 CPU		SRAM		3.4	16	40	190		
	2	wires & buffers	just quesses	4.3		50		38	
		other	guodood	8.5		100			
	2	CPU power VRM	85%	2.5	29	58		5	
Chaolo	Ť	misc.—PCIe, fans/pumps, etc.		18		414		41	
Chasis	#of	primary power supply	85%	17.2		405		4C	
	15.1	GFLOP/W	550	140	G	rand Tot	al	3,1	









8% DRAM access & arithmetic datapath

38% moving data & staging in SRAM

**\*** Can we do better?

C2P3 @ BSC

# % Where does the energy go? **\* How efficient is it really?**

Copyright ©2018 Peter Hsu, All Rights Reserved



# Data-Streaming Architecture



## **CPU+GPU Architecture**



Copyright ©2018 Peter Hsu, All Rights Reserved

C2P3 @ BSC



 Easy GPU Programming—full coherence and access to systems memory

NOTE: coherence ≠ always communicating through shared memory i.e. asynchronous DMA memcpy



# Data-Streaming Architecture



C2P3 @ BSC



### **Example**

IBM 7094, \$2M USD 0.5 MHz clock cycle 0.15 MB main memory





**Tape Storage** 



**Disk Drive** 



**Core Memory** 



**Logic Gates** 

96 GB Working Memory





## Architectures

## data-streaming



C2P3 @ BSC

## near-data processing



### Near-data processing: What it is and why you need it

Near-data processing (NDP) is a simple concept: Place the processing power near the data, rather than shipping the data to the processor. It's also inevitable. Here's why it's coming to your datacenter.



By Robin Harris for Storage Bits | October 19, 2016 -- 12:15 GMT (13:15 BST) | Topic: Storage

## 96 GE Vorkino Memory



Many-core Architecture for In-Memory Data Processing Sandeep R Agrawal Sam Idicula Arun Raghavan

Oracle Labs

Georgios Gianniki

Dracle Labs

deepr.agraval@crade.co Oracie Labs Evangelos Vlachos

Oracle Labs

Cagri Balkesen

Oracle Lab Nipun Agarwal nipunagarval@onacle.com Oracle Labs

am.idicula@oracle.com Oracle Labs Venkatraman Gevindaraju

arun raghasan@oracie.com Crade Labs enkatanathan Varadarajan

nathan.vuradamjau@o Crade Labs Charlie Roth

Crade Lab

Eric Sedlar eric.sedlar@oracle.com Oracle Labs







## Cache Coherent Parallel Phone Processor

15.0 mm

15.0 mm

280 mm = 11 inches Qualcomm<sup>®</sup> Snapdragon<sup>®</sup> 835 Mobile PC Platform BREAKING EPYC CONSTRAINTS OF MOORE'S LAW Resolutionary infinity Fabric  $\phi\phi$ Qualcomm makes AI priority second only to 5G Higs-performance, scalable links 00 8 Enables architectural innovations. that increase real world performance Maximizes croduct vields. CC-NUMA Galaxy S8 | S8+ A combination of NUMA and COMA Initially static data distribution, then dynamic data migration + Cache coherency problem is to be solved Airflow + COMA and CC-NUMA are used in newer generation of parallel computers DRAM 4 GB DRAM, 30GB/s BW + Examples: Convex SPP1000, Stanford DASH. MIT Alewife +CPU 0.567 TFLOPS 16-bit Float Intel PC Power €A9 VRM ....... LPODR42-ship FLASH SSD

C2P3 @ BSC

16×16

## Gen 4 PCle

- 16 Gt/s @ 10-12 inches
- Power efficient (≈5pJ/bit)
- Strong industry support
- Volume manufacturing

Flattened Butterfly : A Cost-Efficient Topology for High-Radix Networks

John Kim, William J. Dally Computer Systems Laboratory Stanford University, Stanford, CA 94305 jjk12, billd)@cva.stanforc.cdu Cray Inc Cray Inc Chippewa Falls. WI 54729 diabts@cray.com

### **Power & Cooling**

- Like 800W processor
- But already spread out

Metric	AC922	This	Unit
DRAM Capacity	1.1	1.0	TB
DRAM Bandwidth	5.7	7.6	TB/s
16-Bit Compute		145	TFLOPS
64-Bit Compute	47.0	36.3	TFLOPS





Industry has much experience with CC-NUMA, 256 nodes just bigger number than usual







# Best Consumer Technology



72.3mm<sup>2</sup>

<											
0	$\bigcirc$	$\bigcirc$	$\bigcirc$	,	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0
$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$\bigcirc$						
0	0	0	$\bigcirc$		0	0	$\bigcirc$	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	$\bigcirc$	0	0	0	0
0	0	0			0	0	0	0	0	0	0
0	0	0			0	0	0	0	0	0	0
0	0	0			0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
				1111							•
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\bigcirc$		0	0	0	0	0	0	0
0	0	0	$\circ$		0	0	0	0	0	0	0

## **ANNOUNCING TESLA V100**

LEAP FOR AI & HPC VOLTA WITH MENN TENSOR CORE

21B xtors TSMC 12nm FFN 815mm<sup>4</sup> 5,120 CUDA 7.5 FP64 TFLOPS 1115 FP32 TFLOPS NEW 120 Tensor TFLOPS 20MB SM RF | 16MB Cache | 16GB HBM2 @ 900 GB/s 300 GB/s NVLink

**7 December 2017** 





## Vector Accumulator Architecture



C2P3 @ BSC

Copyright ©2018 Peter Hsu, All Rights Reserved



Anyone can build a fast CPU. The trick is to build a fast system. Seymour Cray

## THE FATHER OF SUPERCOMPUTING

"One of my guiding principles" observed Seymour Cray, "is, 'don't do anything that other people are doing."





# Vector Accumulator Architecture



ecocloud

n EPFL research center

## Custom arithmetic for DNN

Prior work shows mixed results

- Half-precision floating-point (FP16):
  - IOx worse area/power than fixed-point
- Fixed-point:
  - Limited range
  - Complex techniques to select quantization points
  - Quantization points are static

Key observation:

Large fraction of DNN computations appear in dot products

Custom arithmetic for dot products is enough

## Block floating-point (BFP) for DNNs

- Compromise between fixed- and floating-point Limits range of values within a single tensor • Wide range of values across tensors Dynamically pick quantization points

✓ Dot products in fixed-point

Great candidate for custom DNN representation

C2P3 @ BSC



X Other operations degenerate to floating-point (FP)





Copyright ©2018 Peter Hsu, All Rights Reserved



# Dragonfly Network

Key idea: leverage on-chip and off-chip coherence networks







C2P3 SoC and System			Energy	Power (W)				
Comp	onent	Operation	pj pJ/MADD			per	Sy	
	read	row activation (per bit)	0.54	0.91		0.07		
LPDDR4X DRAM	0.026	data transfer within a chip	1.93	3.3	5.3	0.25	0.4	1
	DW/MADD	off chip I/O SERDES	0.7	1.2		0.09		
		local wire (0.5 mm x 1 bits)	0.03	0.9	0.9	0.07	1.8	4
	IOAD DVV	write register file (64-bit	1.8	0.05	0.05	0.00		
	MADD instruction	read 2 operands (64-bit	3.6	3.6	10.1	0.28		
C2P3		floating-point MADD (64-bit)	6.5	6.5	10.1	0.51		
Processor	other	memory interface, control, etc.	1.17	1.17	ЛЛ	0.09		
		coherency directory, switch	3.19	3.19	4.4	0.25		
	PCle	30 links @ 10% (12GB/s)	5	6.2	6.2	0.48		
	Ethernet	1 link (10 Gb/s)	15	1.9	1.9	0.15		
Power		VRM conversion efficiency	85%	4.0	4.0	0.31	0.3	8
Chasis	256	misc—fans, etc.				0.05		
	SoC	primary power supply	0.85			0.39		1
TOTAL	52.0	GFLOPS / Watt	3.4	33	32.9	3.00		7

### Copyright ©2018 Peter Hsu, All Rights Reserved





- 2× near-data processing
- $1.6 \times SoC/DRAM 3D$ layout/package co-design
- 1.6× vector accumulator
- $1.4 \times -$  best consumer electronics process
- $1.4 \times 10$  nm  $\rightarrow 7$  nm

10x more energy efficient i.e. 150 GFLOPS/W 64-bit Float 600 GFLOPS/W 16-bit Float

AN Pl
we RM
Sł



# Conclusion

- $2 \times$  near-data processing
- 1.6× SoC/DRAM 3D layout/package co-design
- 1.6× vector accumulator
- $1.4 \times$  best consumer electronics process
- $1.4 \times 10 \text{nm} \rightarrow 7 \text{nm}$

**10x** more energy efficient i.e. 150 GFLOPS/W 64-bit Float 600 GFLOPS/W 16-bit Float



cost 20 MW instead of 200MW. ENERGY Los Alamos Office of Spiere



C2P3 @ BSC



"What if I fall?" Oh, but my darling What if you fly?



Apple's 'A12' chip reportedly in production using 7nm process from TSMC

by Paul Lilly --- Sunday, June 10, 2018

Samsung's 7nm Exynos 9820 Mongoose M4 Could Crush Mighty ARM Cortex-A76



## Cache Coherent Parallel Phone Processor

There is always hope.





## Thank You

### LIFE WITH AL

8 ways artificial intelligence is going to change the way you live, work and play in 2018

Catherine Clifford I 1:53 AM ET Fri, 5 Jan 2019











### C2P3 @ BSC







"What if I fall?" Oh, but my darling What if you fly?





Abstract: It is said artificial intelligence is going to change the way we live, work and play in 2018. Certainly the market for AI technology is growing rapidly. Some of us believe excessive energy consumption is holding back even more revolutionary advances in AI software. This talk begins by looking at how energy is consumed in the IBM AC922 server, marketed for enterprise AI computing and used in the world's fastest supercomputer, US DOE Summit. The AC922 is a CPU+GPU data-streaming architecture. This talk proposes a near-data processing architecture using low-power consumer cellphone technology. By combining architecture and 3D SoC/DRAM chip layout/packaging co-design ideas, I suggest it may be possible to improve energy efficiency by an order of magnitude within one process generation. This talk presents on-going work I hope to continue during my visit to EPFL University.



**Bio**: Peter Hsu was born in Hong Kong and moved to the United States as a teenager. He received a B.S. degree from the University of Minnesota at Minneapolis in 1979, and the M.S. and Ph.D. degrees from the University of Illinois at Urbana-Champaign in 1983 and 1985, respectively, all in Computer Science. His first job was at IBM T. J. Watson Research Center from 1985-1987, working on code generation techniques for superscalar and out-of-order processors with the 801 compiler team. He then joined one of his former professor at Cydrome, which developed an innovative VLIW computer. In 1988 he moved to Sun Microsystems and tried to build a water-cooled gallium arsenide SPARC processor, but the technology was not sufficiently mature and the effort failed. He joined Silicon Graphics in 1990 and designed the MIPS R8000 TFP microprocessor. The R8000 was released in 1994 and shipped in the SGI Power Challenge servers and Power Indigo workstations. Fifty of the TOP500.org list of supercomputer systems used R8000 chips in 1994. Peter became a Director of Engineering at SGI, then left in 1997 to co-found his own startup, ArtX, best known for designing the Nintendo GameCube. ArtX was acquired by ATI Technologies in 2000. He left ArtX in 1999 and worked briefly at Toshiba America, where he developed advanced place-and-route methodologies for high frequency microprocessor cores in SoC designs, then became a visiting Industrial Researcher at the University of Wisconsin at Madison in 2001. Throughout the 2000's he consulted for various startups, attended the Art Academy University and the California College of the Arts in San Francisco where he learned to paint oil portraits, attended a Paul Mitchell school where he learned to cut and color hair. In the late 2000's he consulted for Sun Labs, which lead to discussions about the RAPID research project, a power-efficient massively parallel computer for accelerating big data analytics in the Oracle database. He was with Oracle Labs as an Architect from 2011 to 2016. In 2017 Dr. Hsu founded CAVA Computers, Inc. in an attempt to bring to market high-performance hyper-converged storage with computing. Peter will be a visiting researcher at EPFL University in Lausanne, Switzerland fall of 2018.

